WILEY

#### Received: 23 February 2021

DOI: 10.1002/mop.32918

## RESEARCH ARTICLE

# A 5-bit CMOS attenuator with low temperature and process variations for Ka-band phased-array applications

Xin Lei<sup>1,2</sup> | Liqun Ye<sup>2</sup> | Shengjun Li<sup>2</sup> | Chun Deng<sup>2</sup> | Chao Fan<sup>2</sup> | Xiaoyan Gui<sup>3</sup> | Binyu Yan<sup>1</sup> | Changjun Liu<sup>1</sup>

<sup>1</sup>School of Electronics and Information Engineering, Sichuan University, Chengdu, China

<sup>2</sup>Research and Development Center, Corpro Technology Co., Ltd, Chengdu, China

<sup>3</sup>School of Microelectronics, Xian Jiaotong University, Xian, China

#### Correspondence

Changjun Liu, School of Electronics and Information Engineering, Sichuan University, Chengdu, China. Email: cjliu@scu.edu.cn; cjliu@ieee.org

#### Funding information

National Natural Science Foundation of China, Grant/Award Number: 61931009; Sichuan Science and Technology Program, Grant/Award Number: 2021YFH0152

### Abstract

A 5-bit CMOS attenuator with low temperature and process variations is presented employing the proposed optimization and compensation technique to achieve low root mean square (RMS) attenuation error and phase variation. The proposed design technique includes optimizing ratio of transistors and attenuation resistors to reduce the temperature and process variations, and utilizing a temperature and process compensation circuitry to further minimize the chip-to-chip and channel-to-channel variations. The presented attenuator is fabricated in a 55 nm CMOS process and achieves a maximum attenuation of 15.5 dB with 0.5 dB-per-step resolution. Measurement results show that the maximum RMS attenuation error is 0.6 dB and phase variation is less than  $\pm 2.2^{\circ}$ , from -45to 85°C and between different chips or channels within frequency range from 25 to 32 GHz. The core area is  $0.32 \times 0.5 \text{ mm}^2$  excluding pads.

#### KEYWORDS

attenuator, CMOS switches, precision adjustable compensation circuitry, root mean square error

# **1 | INTRODUCTION**

Attenuators are widely used as an amplitude control and gain control block in transmitter (TX) of phased-array systems.<sup>1–4</sup> The performance of attenuator can be affected by process deviation and temperature variation, incurring poor attenuation error and phase variation between different chips and TX/RX channels, and hence prefers compensation for the PVT.<sup>5–9</sup> In addition, in conventional switched Pi/T attenuators, CMOS and BiCMOS transistor switches are adopted as variable resistors to achieve a fine resolution, which further deteriorate the RMS attenuator error and transmission phase variation over PVT.<sup>10–13</sup> To an optimization and compensations of each attenuation block, with a precision adjustable compensation circuitry employed to compensate for the attenuator error and phase variation over PVT.

In this letter, a 5-bit per-step differential attenuator with low temperature and process variations is demonstrated. Measurement results show that the maximum RMS attenuation error is 0.5 dB and phase variation is less than  $\pm 2.2^{\circ}$ , from -45 to 85°C within frequency range from 25 to 32 GHz.

# 2 | REALIZATION OF THE PROPOSED TECHNIQUE

Figure 1A shows the block diagram of the proposed design, a 0.5 dB-per-step differential attenuator with a precision adjustable compensation circuitry. The control voltages VC and VC switch between zero and the compensation voltage respectively, turning OFF or turning ON the individual attenuation block.

The proposed attenuator consists of five cascade attenuation blocks with inductive compensation network.<sup>14–16</sup> The cascade attenuation is implemented in binary weight with least significant bit) of 0.5 dB and most significant bit) of 4 dB block for the T-type, as well as a Pi-type 8 dB attenuation.<sup>17–20</sup> The T-type and Pi-type attenuation blocks are composed of switching shunt/series transistors, attenuation resistors and compensation inductors, as shown in Figure 1B.



**FIGURE 1** (A) Block diagram of the proposed attenuator. (B) Topologies of 5-bit differential step attenuation blocks T-type attenuation block and Pi-type attenuation block. (C) Equivalent circuits of Pi-type attenuator in the reference and attenuation states [Color figure can be viewed at wileyonlinelibrary.com]

Figure 1C shows the equivalent circuits of Pi-type attenuation block in the reference state and attenuation state. The 8 dB attenuation block is the dominant factor that affects the performance of the attenuator.<sup>20,21</sup>  $R_{on1}$  and  $R_{on2}$  represent the on-resistance of the series/shunt transistors  $M_1$  and  $M_2$ .  $C_{off1}$ ,  $C_{off2}$  is the off-capacitance of  $M_1$  and  $M_2$ . The transmission phase variation is introduced by the non-zero off capacitance, and can be written as Equation (1).  $Z_0$  is the characteristic impedance:

$$\frac{\Delta \varphi = \tan^{-1} \omega}{\frac{C_{\text{off1}} \left(1 + \frac{R_{\text{on2}} + R_p}{Z_0^2}\right) - 2C_{\text{off2}} \left(R_{\text{on2}} + R_p\right) \left(R_{\text{on1}} + R_s\right) \left[\frac{R_{\text{on1}} R_s}{\left(R_{\text{on1}} + R_s\right) Z_0^2} + 1\right]}{\left(R_{\text{on2}} + R_p\right) R_{\text{on1}} R_s}}$$
(1)

The insertion loss is determined by  $R_s$  and  $R_{on1}$  in the reference state, as shown in Equation (2).

$$S_{21,ref} \approx \frac{1}{1 + \frac{R_s R_{on1}}{2Z_0 (R_s + R_{on1})}} \tag{2}$$

And the 8 dB attenuation is realized by the series/shunt attenuation resistors  $R_s$  and  $R_p$ , and the relative attenuation can be expressed by Equation (3).

$$\Delta S_{21} = \frac{(R_s + R_{\text{on1}})Z_0 \left[ 2 + \frac{R_s}{Z_0} + \frac{2R_s}{(R_{\text{on2}} + R_p)} + \frac{Z_0}{(R_{on2} + R_p)} \left( 2 + \frac{R_s}{(R_{\text{on2}} + R_p)} \right) \right]}{R_s R_{\text{on1}} + 2Z_0 \left( R_s + R_{\text{on1}} \right)}$$
(3)

To achieve good impedance matching,  $S_{11}$  of the reference state can be minimized by using large  $M_1$  transistor. While in the attenuation state,  $S_{11}$  is determined by  $R_s$  and  $R_p$ , and can be calculated as,

$$S_{11,att} = \frac{\frac{1}{Z_0} \left[ R_s \left( R_p + R_{\text{on2}} \right) - 2Z_0^2 \right] + \frac{Z_0 R_s}{\left( R_p + R_{\text{on2}} \right)}}{\left( R_p + R_{\text{on2}} \right) \left( 2 + \frac{R_s}{Z_0} \right) + 2(R_s + Z_0) \frac{Z_0}{\left( R_p + R_{\text{on2}} \right)^2}}$$
(4)

However, the switching performance of transistors, such as  $R_{\rm on}$ ,  $C_{\rm off}$  and  $V_{\rm TH}$ , is dependent on the process deviation and temperature variation, which further degrade the PVT performance of attenuator.<sup>22</sup> A method of optimization is proposed in this letter to address the above issues.

Figure 2 illustrates the optimization procedure. First, the sizes of the switching transistors are determined through temperature simulations as shown in Figure 3A. Given that the series transistor  $M_1$  with a large W/L ratio can reduce insertion loss and reflection attributed to low  $R_{on1}$ , at the cost of phase variation degradation due to the high  $C_{off1}$ , and the shunt transistor  $M_2$  with a small size minimizes the phase variation due to low  $C_{off2}$  at the cost of high  $R_{on2}$  which degrades the PVT performance. The optimized procedure includes:

- 1. The initial values of on-resistance  $R_{on1}$  and  $R_{on2}$  are set to 5  $\Omega$  (gate width of 130 µm) and 15  $\Omega$  (gate width of 50 µm), respectively. In order to ensure low insertion loss and reflection, the initial value of series resistor  $R_s$ is set to 0  $\Omega$  and the incremental step is 4  $\Omega$ . Combinations of  $R_{on1}/R_s$  and  $R_{on2}/R_p$  can be obtained.
- 2. A trade-off is made between attenuation and phase variation at center frequency of 28.5 GHz in this work, as shown in Figure 3B,C.
- 3. Note that the attenuation error of less than 1% and phase error of less than 2° are the design goals in this work, and simulations in Figure 3B,C verify that the worst case corners meet this specification. The optimum ratios of  $R_{\rm on1}/R_{\rm s}$  and  $R_{\rm on2}/R_{\rm p}$  are found to be 8  $\Omega/12 \Omega$  and 8  $\Omega/93 \Omega$ .

The series transistor  $M_1$  of 90 µm ( $R_{on1} = 8 \Omega$ ) with  $R_s$  of 12  $\Omega$ , and the shunt transistor  $M_2$  of 90 µm ( $R_{on2} = 8 \Omega$ )



**FIGURE 2** Flow chart of calculating the  $R_{on1}$ ,  $R_{on2}$ ,  $R_s$  and  $R_p$ 

with  $R_p$  of 93  $\Omega$  for the 8 dB cell are used in this design. The parameters of the proposed attenuator are summarized in Table 1.

Based on the above optimization, the presented attenuator shows a small RMS attenuation error and phase variation by designing with the optimum ratio over PVT. In order to further improve the performance, a precision adjustable compensation circuitry that tunes the gate-to-source voltage is employed.

Equations (5) and (6) show the derivative of the onresistance Ron with respect to temperature T, and threshold voltage  $V_{\text{TH}}$  as a function of T, respectively, where M is constant and  $V_{\text{TH}}$  ( $T_a$ ) is the threshold voltage at room temperature  $T_a$ .

$$\frac{\partial R_{on}(T)}{\partial T} = \frac{\partial \left\{ \left[ \mu_n C_{ox} W_{/L} (V_{GS} - V_{TH}(T)) \right]^{-1} \right\}}{\partial T} \qquad (5)$$

$$V_{TH}(T) = V_{TH}(T_a) - M(T - T_a)$$
 (6)

Setting Equation (5) to be zero and solve for Equation (6), the targeted compensation voltage  $V_{GS}$  can be obtained as shown in Equation (7), where N and C are constant and determined by simulation, as used in the proposed compensation circuitry.

$$V_{GS}(T) \approx NT + C \tag{7}$$

Figure 4A shows the schematic of precision adjustable compensation circuitry, which consists of an operational amplifier, a 4-bit output DAC and BJT transistors  $Q_1$ ,  $Q_2$ . The size ratio of  $Q_1$  and  $Q_2$  is 1/n,  $I_{c1}$  and  $I_{c2}$  are collector



**FIGURE 3** (A) Temperature simulations of  $R_{on}$  from -45 °C to 85 °C and different combinations of (B)  $R_{on1}$  and  $R_s$  (C)  $R_{on2}$  and  $R_p$  over corners [Color figure can be viewed at wileyonlinelibrary.com]

current of  $Q_1$  and  $Q_2$ . So  $I_{c2}$  equals to  $nI_{c1}$ , the base–emitter voltages  $V_{BE}$  of  $Q_1$  and  $Q_2$  as shown in Equation (8) and (9), where  $I_S$  and  $V_{TH}$  are reverse saturation current and threshold voltage, respectively,  $V_{TH}$  equals to KT/q:

$$V_{BE1} = V_{TH} \ln \left( I_{c1} / I_S \right) \tag{8}$$

$$V_{BE2} = V_{TH} \ln \left( I_{c2/I_s} \right) \tag{9}$$

The operational amplifier is used to make voltage  $V_X$  equal to  $V_Y$ , the source voltage  $V_{DD}$  is constant voltage of 2.5 V. The base–emitter voltage difference  $\Delta V_{BE}$  can be obtained as shown in Equation (10). Therefore, the proportional to absolute temperature current  $\Delta I$  can be given in Equation (11), and through a 4-bit output DAC, the targeted compensation voltage  $V_{GS}$  can be obtained. The values of *n* and *R* can be determined by simulation.

$$\Delta V_{BE} = V_{BE1} - V_{BE2} = V_{TH} \ln(n) \tag{10}$$

$$\Delta I = \frac{\Delta V_{BE}}{R} = \frac{KT}{qR} \ln(n) \tag{11}$$

Figure 4B shows the simulated results of  $R_{on}$  with fixed  $V_{GS}$  and variable  $V_{GS}$ , respectively. The variable  $V_{GS}$  is effective on stabilizing  $R_{on}$  over PVT. Figure 4C shows the output voltages of the compensation circuitry at all 16 states from -45 to  $85^{\circ}$ C, and the output voltage increases linearly from 0.74 V at  $-45^{\circ}$ C to 1.2 V at  $85^{\circ}$ C.

The simulated RMS attenuation error of the proposed attenuator with the proposed compensation circuitry and conventional circuitry over different corners is shown in Figure 4D. The RMS attenuation error of the conventional

**TABLE 1** Component values for designed the proposed attenuator

Atten.	Туре	$R_s/R_p(\Omega)$	$W_1 (\mu m)/L_1 (nm)$	$W_2 (\mu m)/L_2 (nm)$	<i>L</i> (pH)
0.5 dB	Bridged-T	16/200	80/55	80/55	0
1 dB	Bridged-T	25/180	90/55	80/55	80
2 dB	Bridged-T	38/75	75/55	75/55	130
4 dB	Bridged-T	42/65	75/55	85/55	220
8 dB	Pi	12/93	90/55	90/55	300



**FIGURE 4** (A) Schematic of precision adjustable compensation circuitry. (B)  $R_{on}$  with stable  $V_{GS}$  and variable  $V_{GS}$  and (C) output voltage of compensation circuitry at all 16 states from -45 to 85°C. (D) Simulated root mean square (RMS) attenuation error of the proposed attenuator with conventional compensation circuitry and proposed compensation circuitry in different corners [Color figure can be viewed at wileyonlinelibrary.com]



**FIGURE 5** (A) Photographs of the 5-bit differential step attenuator and (B) measurement setup. (C) Relative attenuation and (D) return loss across all 32 states at 25°C. RMS attenuation error and RMS phase error of different chips across all 32 states under (E) 25°C, (F) 85°C and (G) -45°C [Color figure can be viewed at wileyonlinelibrary.com]

WILEY <u>2373</u>

attenuator is 1.4 and 1.1 dB at fast corner and slow corner respectively, at 28.5 GHz, with constant bias voltage. The RMS attenuation error of the proposed attenuator is 0.3 and 0.15 dB at fast corner and slow corner, at 28.5 GHz, respectively. The proposed compensation circuitry exhibits much better performance compared with the conventional counterpart over PVT corners.

0.29

N/A

# **3 | MEASUREMENT RESULTS**

The attenuator core area excluding pads is  $0.32 \times 0.5 \text{ mm}^2$ , as shown in Figure 5A. The measurement setup is shown in Figure 5B. Figure 5C,D shows the measured relative attenuation and the measured input return loss across all 32 states at room temperature. The root mean square (RMS) attenuation error and RMS transmission phase error of different chips across all 32 states from -45 to 85°C, are measured as shown in Figure 5E-G. The RMS attenuation error is less than 0.6 dB and the RMS phase error is less than 2.2° over different chips. The proposed technique compensates for temperature and process variations and Table 2 compares the performance of the proposed attenuator with other state-of-the-art. This work achieves both low RMS attenuation error and phase variation over process and temperature deviations from 25 to 32 GHz.

## 4 | CONCLUSION

The 5-bit per-step differential attenuator utilizing the proposed technique in a 55-nm CMOS process is presented in this paper. The 5-bit per-step differential attenuator shows that the RMS phase error is less than  $2.2^{\circ}$ , and the RMS attenuation error is less than 0.6 dB from -45 to  $85^{\circ}$ C, at 25 to 32 GHz. The proposed attenuator can effectively

achieve low transmission phase variation and RMS attenuation error over temperature and process variations.

20

32 N/A

0.5

<10

>10

< 0.42

<3.1

0.48

N/A

23.5-30

90 nm CMOS

#### ACKNOWLEDGMENTS

The authors would like to acknowledge Mr. Zhongqi He for valuable discussions and Mr. Qifa Zeng for measurement supports.

### DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## ORCID

15

8-12

0.34

N/A

0.18 µm CMOS

*Xin Lei* https://orcid.org/0000-0003-3273-5776 *Xiaoyan Gui* https://orcid.org/0000-0002-4463-6129 *Changjun Liu* https://orcid.org/0000-0003-0079-6793

## REFERENCES

- Davulcu M, Caliskan C, Kalyoncu I, Kaynak M, Gurbuz Y. 7-bit SiGe-BiCMOS step attenuator for X-band phased-array RADAR applications. *IEEE Microw Wirel Compon Lett.* 2016;26(8): 598-600.
- [2] Boglione L, Pavio R. Temperature and process insensitive circuit design of a voltage variable attenuator IC for cellular band applications. *IEEE Microw Guided Wave Lett.* 2000;10(7):279-281.
- [3] Jang B-J. Voltage-controlled PIN diode attenuator with a temperature-compensation circuit. *IEEE Microw Wirel Compon Lett.* 2003;13(1):279-281.
- [4] Sjogren L, Ingram D, Biedenbender M, Lai R, Allen B, Hubbard K. A low phase-error 44-GHz HEMT attenuator. *IEEE Microw Guided Wave Lett.* 1998;8(5):194-195.
- [5] Min B, Rebeiz GM. A 10–50-GHz CMOS distributed step attenuator with low loss and low phase imbalance. *IEEE J Solid-State Circuits*. 2007;42(11):2547-2554.

Att. range (dB)	15.5	15.5	31.5	
Bits	5	5	6	
LSB (dB)	0.5	0.5	0.5	
IL (dB)	<6	<10	<11.3	
RL (dB)	>12	>15	>11	
RMS amp. Er. (dB)	<0.25	<0.48	<0.4	
RMS phase. Er. (°)	<3.5	<2	<2.2	

16

25 - 35

0.16

N/A

65 nm CMOS

# 2374 WILEY

Ref.

Frequency (GHz)

Technology

Die area (mm<sup>2</sup>)

Temperature (°C)

## TABLE 2 Comparison with other attenuators

22

DC-50

65 nm CMOS

This work

55 nm CMOS

25-32

15.5

5

0.5

<8

>13.5

< 0.6

<2.2

0.16

-45.25.85

- [6] Paek J-S, Lee H-Y, Hong S. Analysis and design of CMOS amplitude modulator with digitally controlled variable attenuator. *IEEE Trans Microw Theory Tech.* 2011;59(3):727-740.
- [7] Huynh C, Nguyen C. New ultra-high-isolation RF switch architecture and its use for a 10–38-GHz 0.18- BiCMOS ultra-wideband switch. *IEEE Trans Microw Theory Tech*. 2011;59(2):345-353.
- [8] Cho MK, Baek D, Kim JG. DC-20GHz 5-bit CMOS digital step attenuator with low insertion loss and phase error. *Microw Opt Technol Lett.* 2013;55(4):762-764.
- [9] Kim K, Lee HS, Min BW. V-W band CMOS distributed step attenuator with low phase imbalance. *IEEE Microw Compon Lett.* 2014;24(8):548-550.
- [10] Yeh M, Tsai Z, Liu R, Lin K, Chang Y, Wang H. Design and analysis for a miniature CMOS SPDT switch using body-floating technique to improve power performance. *IEEE Trans Microw Theory Tech.* 2016;54(1):31-39.
- [11] Jin Y, Nguyen C. Ultra-compact high-linearity high-power fully integrated DC-20-GHz 0.18-CMOS T/R switch. *IEEE Trans Microw Theory Tech.* 2007;55(1):30-36.
- [12] Li Q, Zhang YP. CMOS T/R switch design: towards ultrawideband and higher frequency. *IEEE J Solid-State Circuits*. 2007;42(3):563-570.
- [13] Huang F-J, Kenneth KO. A 0.5- CMOS T/R switch for 900-MHz wireless applications. *IEEE J Solid-State Circuits*. 2001;36(3): 486-492.
- [14] Paek JS et al. Analysis and design of CMOS amplitude modulator with digitally controlled variable attenuator. *IEEE Trans Microw Theory Tech.* 2011;59(3):721-740.
- [15] Ku B-H, Hong S. 6-bit CMOS digital attenuators with low phase variations for X-band phased-array systems. *IEEE Trans Microw Theory Techn.* 2010;58(7):1651-1663.

- [16] Li A et al. A 25–35GHz 5-bit digital attenuator with low RMS amplitude error and low phase variation in 65 nm CMOS. *IEICE Electron Express.* 2019;16(15):394-397.
- [17] Jiang Z et al. A CMOS Ku-band receiver chain for phased array system. *IEICE Electron Express*. 2018;15(22): 888-891.
- [18] Yuan Y, Mu SX, Guo YX. 6-bit step attenuators for phased-Array system with temperature compensation technique. *IEEE Microw Wirel Compon Lett.* 2018;28(8):690-692.
- [19] Min B, Rebeiz GM. Single-ended and differential Ka-band BiCMOS phased array front-ends. *IEEE J Solid-State Circuits*. 2008;43(10):2239-2250.
- [20] Wan J-Y et al. A CMOS digital step X-type attenuator with low process variations. *IEICE Electron Express*. 2017;14(17): 761-765.
- [21] Kang D-W et al. Single and four-element Ka-band transmit/receive phased-array silicon RFICs with 5-bit amplitude and phase control. *IEEE Trans Microw Theory Techn.* 2009;57(12): 3534-3543.
- [22] Gu P, Zhao D, You X. A DC-50 GHz CMOS switched-type attenuator with capacitive compensation technique. *IEEE Trans Circuits Syst.* 2020;67(10):3389-3399.

How to cite this article: Lei X, Ye L, Li S, et al. A 5–bit CMOS attenuator with low temperature and process variations for Ka-band phased-array applications. *Microw Opt Technol Lett.* 2021;63:2370–2375. https://doi.org/10.1002/mop.32918